View AD8208WBRZ-RL_7055577.PDF datasheet online --- IC-ON-LINE

Datasheet File OCR Text:

high voltage, precision difference amplifier ad8208 rev. a information furnished by analog devices is believed to be accurate and reliable. however, no responsibility is assumed by analog devices for its use, nor for any infringements of patents or other rights of third parties that may result from its use. specifications subject to change without notice. no license is granted by implication or otherwise under any patent or patent rights of analog devices. trademarks and registered trademarks are the property of their respective owners. one technology way, p.o. box 9106, norwood, ma 02062-9106, u.s.a. tel: 781.329.4700 www.analog.com fax: 781.461.3113 ?2010 analog devices, inc. all rights reserved. features qualified for automotive applications emi filters included high common-mode voltage range ?2 v to +45 v operating ?24 v to +80 v survival buffered output voltage gain = 20 v/v low-pass filter (1-pole or 2-pole) wide operating temperature range 8-lead soic: ?40c to +125c 8-lead msop: ?40c to +125c excellent ac and dc performance 1 mv voltage offset ?5 ppm/c typical gain drift 80 db cmrr minimum dc to 10 khz applications high-side current sensing motor controls solenoid controls power management low-side current sensing diagnostic protection functional block diagram 08714-001 out +in ?in gnd v s + ? ad8208 g = 2 g = 10 a1 a2 + ? emi filter emi filter emi filter figure 1. general description the ad8208 is a single-supply difference amplifier ideal for amplifying and low-pass filtering small differential voltages in the presence of a large common-mode voltage. the input common- mode voltage range extends from ?2 v to +45 v at a single +5 v supply. the ad8208 is qualified for automotive applications. the amplifier offers enhanced input overvoltage and esd protection, and includes emi filtering. automotive applications demand robust, precision components for improved system control. the ad8208 provides excellent ac and dc performance, minimizing errors in the application. typical offset and gain drift in both the soic and msop packages are less than 5 v/c and 10 ppm/c, respectively. the device also delivers a minimum cmrr of 80 db from dc to 10 khz. the ad8208 features an externally accessible 100 k resistor at the output of the preamplifier (a1), which can be used for low- pass filtering and for establishing gains other than 20.
ad8208 rev. a | page 2 of 16 table of contents features .............................................................................................. 1 ? applications ....................................................................................... 1 ? functional block diagram .............................................................. 1 ? general description ......................................................................... 1 ? revision history ............................................................................... 2 ? specifications ..................................................................................... 3 ? absolute maximum ratings ............................................................ 4 ? esd caution .................................................................................. 4 ? pin configuration and function descriptions ............................. 5 ? typical performance characteristics ............................................. 6 ? theory of operation ...................................................................... 10 ? applications information .............................................................. 11 ? high-side current sensing with a low-side switch ............. 11 ? high-rail current sensing ....................................................... 11 ? low-side current sensing ........................................................ 11 ? gain adjustment ........................................................................ 12 ? gain trim .................................................................................... 12 ? low-pass filtering ...................................................................... 13 ? high line current sensing with lpf and gain adjustment ...... 14 ? outline dimensions ....................................................................... 15 ? ordering guide .......................................................................... 15 ? revision history 5/10rev. 0 to rev. a added 8-lead msop ......................................................... universal changes to features section and general description section . 1 updated outline dimensions ....................................................... 15 changes to ordering guide .......................................................... 15 1/10revision 0: initial version
ad8208 rev. a | page 3 of 16 specifications t opr = ?40c to +125c, t a = 25c, v s = 5 v, r l = 25 k (r l is the output load resistor), unless otherwise noted. specifications applicable for both packages (soic and msop). table 1. parameter test conditions 1 min typ max unit system gain initial 20 v/v error vs. temperature 0.075 v v out (v s ? 0.1 v), dc, t opr 0.3 % gain drift t opr 0 ?20 ppm/c voltage offset initial input offset (referred to input [rti]) v cm = 0.15 v, t a 2 mv input offset (rti) over temperature v cm = 0 v, t opr 4 mv voltage offset vs. temperature v cm = 0 v, t opr ?20 +20 v/c input input impedance differential 360 400 440 k common mode 180 200 220 k v cm (continuous) ?2 +45 v cmrr 2 v cm = ?2 v to +45 v, dc 80 100 db f = dc to 10 khz, 3 t opr 80 db preamplifier (a1) gain 10 v/v gain error 0.05 v v out (v s ? 0.1 v), dc, t opr ?0.3 +0.3 % output voltage range 0.05 v s ? 0.1 v output resistance 97 100 103 k output buffer (a2) gain 2 v/v gain error 0.075 v v out (v s ? 0.1 v), dc, t opr ?0.3 +0.3 % output voltage range 4 r l = 25 k, differential input (v) = 0 v, t opr 0.075 v s ? 0.1 v input bias current t opr 50 na output resistance r l = 1 k, frequency = dc 2 dynamic response system bandwidth v in = 0.01 v p-p, v out = 0.14 v p-p 70 khz slew rate v in = 0.28 v, v out = 4 v step 1 v/s noise 0.1 hz to 10 hz 20 v p-p spectral density, 1 khz (rti) 500 nv/hz power supply operating range 4.5 5.5 v quiescent current typical, t a 1.6 ma quiescent current vs. temperature v out = 0.1 v dc, v s = 5 v, t opr 2.7 ma psrr v s = 4.5 v to 5.5 v, t opr 66 80 db temperature range for specified performance at t opr ?40 +125 c 1 v cm = input common-mode voltage. 2 source imbalance < 2 . 3 the ad8208 preamplifier exceeds 80 db cmrr at 10 khz. however, because the output is available only by way of the 100 k resis tor, even a small amount of pin-to- pin capacitance between the in pins and the a1 and a2 pins might couple an input common-mode signal larger than the greatly att enuated preamplifier output. the effect of pin-to-pin coupling can be negated in all applications by using a filter capacitor from pin 3 to gnd. 4 the output voltage range of the ad8208 varies depending on the load resistance an d temperature. for additi onal information on this specification, see f and igure 12 figure 13.
ad8208 rev. a | page 4 of 16 absolute maximum ratings table 2. parameter rating supply voltage 12 v continuous input voltage (common mode) ?24 v to +80 v differential input voltage 12 v reversed supply voltage protection 0.3 v esd human body model 4000 v operating temperature range ?40c to +125c storage temperature range ?65c to +150c output short-circuit duration indefinite lead temperature range (soldering, 10 sec) 300c stresses above those listed under absolute maximum ratings may cause permanent damage to the device. this is a stress rating only; functional operation of the device at these or any other conditions above those indicated in the operational section of this specification is not implied. exposure to absolute maximum rating conditions for extended periods may affect device reliability. esd caution
ad8208 rev. a | page 5 of 16 pin configuration and fu nction descriptions ?in 1 g nd 2 a1 3 a2 4 +in 8 v s 7 nc 6 out 5 nc = no connect ad8208 top view (not to scale) 08714-002 figure 2. pin configuration 08714-003 1 2 3 4 5 6 8 figure 3. metallization photograph table 3. pin function descriptions oorinates pin o. neonic description 1 ?in ?322 +563 inverting input 2 gnd ?321 +208 ground 3 a1 ?321 ?51 preamplifier (a1) output 4 a2 ?321 ?214 buffer (a2) input 5 out +321 ?388 buffer (a2) output 6 v s +322 +363 supply 7 nc no connect 8 +in +322 +561 noninverting input
ad8208 rev. a | page 6 of 16 typical performance characteristics t opr = ?40c to +125c, t a = 25c, v s = 5 v, r l = 25 k (r l is the output load resistor), unless otherwise noted. ?0.5 ?0.4 ?0.3 ?0.2 ?0.1 0 0.1 0.2 ?40 ?30 ?20 ?10 0 10 20 30 40 50 60 70 80 90 100 110 120 temperature (c) v osi (mv) 0 8714-004 figure 4. typical offset drift vs. temperature gain (db) 30 25 20 15 10 5 0 ?10 ?5 ?15 ?20 1k 10k 100k frequency (hz) 1m 08714-005 figure 5. typical small-signal bandwidth cmrr (db) 120 110 100 90 80 70 60 50 40 10 100 1k 10k 100k 1m frequency (hz) 08714-006 ?40c +125c +25c figure 6. typical cmrr vs. frequency ?1500 ?1000 ?500 0 500 1000 1500 ?40 ?25 ?10 5 20 35 50 65 80 95 110 125 temperature (c) gain error (ppm) 08714-007 figure 7. typical gain error vs. temperature ?0.03 0.02 0.07 0.12 0.17 0.22 0.27 0.32 0.37 0.42 0.47 ?2 0 2 4 6 8 10 12 14 16 18 20 22 24 26 28 30 32 34 36 38 40 42 44 input common-mode (v) total input bias current (ma) 08714-008 figure 8. total input bias current vs. common-mode voltage, with +in and Cin pins connected (shorted) ? 35 ?30 ?25 ?20 ?15 ?10 ?5 0 5 0 0 . 2 5 0 . 5 0 0 . 7 5 1 . 0 0 1 . 2 5 1 . 5 0 1 . 7 5 2 . 0 0 2 . 2 5 2 . 5 0 a 2 i n p u t v o l t a g e ( v ) a2 input bias current (na) ? 4 0 c + 1 2 5 c + 2 5 c 08714-009 figure 9. input bias current of a2 vs. input voltage and temperature
ad8208 rev. a | page 7 of 16 5.0 5.5 6.0 6.5 7.0 7.5 8.0 8.5 9.0 9.5 10.0 10.5 11.0 ?40 ?30 ?20 ?10 0 2010 30 40 6050 70 80 90 110100 120 130 maximum output sink current (ma) temperature (c) 08714-010 figure 10. maximum output sink current vs. temperature 4.0 4.3 4.6 4.9 5.2 5.5 5.8 6.1 ?40 ?20 0 20 40 60 80 100 120 140 maximum output source current (ma) temperature (c) 08714-011 figure 11. maximum output source current vs. temperature 4.5 4.7 4.9 3.9 4.1 4.3 3.7 3.5 3.3 3.1 2.9 2.7 2.5 0 0.5 1.0 1.5 2.0 2.5 3.0 3.5 4.0 4.5 5.0 5.5 6.0 6.5 7.0 output source current (ma) output voltage range (v) 08714-012 ?40c +125c +25c figure 12. output voltage range of a2 vs. output source current 1.6 1.5 1.4 1.3 1.2 1.1 1.0 0.9 0.8 0.7 0.6 0.5 0.4 0.3 0.2 0.1 0 012345678910 output sink current (ma) output voltage range (v) 08714-013 ?40c +125c +25c figure 13. output voltage range fr om gnd vs. output sink current 08714-014 time (2s/div) 100mv/div 1v/div input output 2 1 figure 14. rise time 08714-015 time (2s/div) 100mv/div 1v/div input output 2 1 figure 15. fall time
ad8208 rev. a | page 8 of 16 08714-016 time (2s/div) 200mv/div 2v/div input output 2 1 figure 16. differential overload recovery, rising 08714-017 time (2s/div) 200mv/div 2v/div input output 2 1 figure 17. differential overload recovery, falling 08714-018 time (20s/div) 0.01%/div 2v/div 2 1 figure 18. settling time, rising 08714-019 time (20s/div) 0.01%/div 2v/div 2 1 figure 19. settling time, falling ?4 ?3 ?2 ?1 0 1 2 3 4 0 200 600 400 800 1000 1200 08714-020 v os (mv) count +125c +25c ?40c figure 20. offset distribution count offset drift ( v/c) 400 250 300 350 200 150 100 50 0 ?20 ?15 ?10 ?5 5 10 15 20 0 08714-021 figure 21. offset drift distribution
ad8208 rev. a | page 9 of 16 5 count 2400 2100 1800 1500 1200 900 600 300 0 ?15 ?10 ?5 0 gain drift (ppm/c) 5101 08714-022 figure 22. gain drift distribution ?0.3 ?0.2 ?0.1 0 0.1 0.2 0.3 0 900 600 300 1500 1200 1800 2100 2400 08714-037 gain error (%) count +125c +25c ?40c figure 23. gain error
ad8208 rev. a | page 10 of 16 theory of operation the ad8208 is a single-supply difference amplifier typically used to amplify a small differential voltage in the presence of rapidly changing, high common-mode voltages. the ad8208 consists of two amplifiers (a1 and a2), a resistor network, a small voltage reference, and a bias circuit (not shown); see figure 24 . the set of input attenuators preceding a1 consists of r a , r b , and r c , which feature a combined series resistance of approximately 400 k 20%. the purpose of these resistors is to attenuate the input voltage to match the input voltage range of a1. this balanced resistor network attenuates the common-mode signal by a ratio of 1/14. the a1 amplifier inputs are held within the power supply range, even as pin 1 and pin 8 exceed the supply or fall below the common (ground). a reference voltage of 350 mv biases the attenuator above ground, allowing amplifier a1 to operate in the presence of negative common-mode voltages. the input resistor network also attenuates normal (differential) mode voltages. therefore, a1 features a gain of 140 v/v to provide a total system gain, from in to the output of a1, equal to 10 v/v, as shown in the following equation: gain (a1) = 1/14 (v/v) 140(v/v) = 10 v/v a precision trimmed, 100 k resistor is placed in series with the output of amplifier a1. the user has access to this resistor via an external pin (a1). a low-pass filter can be easily implemented by connecting a1 to a2 and placing a capacitor to ground (see figure 33 ). the value of r f1 and r f2 is 10 k, providing a gain of 2 v/v for amplifier a2. when connecting pin a1 and pin a2 together, the ad8208 provides a total system gain equal to total gain of (a1 + a2) (v/v) = 10 (v/v) 2 (v/v) = 20 v/v at the output of a2 (the out pin). the ratios of r a , r b , r c , and r f are trimmed to a high level of precision, allowing a typical cmrr value that exceeds 80 db. this performance is accomplished by laser trimming the resistor ratio matching to better than 0.01%. out gnd v s r c r f ?in 350mv + ? r b r b r a r a r c r f r g r filter r m a1 a2 +in a1 a2 + ? r f1 r f2 08714-023 figure 24. simplified schematic
ad8208 rev. a | page 11 of 16 applications information high-side current sensing with a low-side switch in load control configurations for high-side current sensing with a low-side switch, the pwm-controlled switch is ground referenced. an inductive load (solenoid) connects to a power supply/battery. a resistive shunt is placed between the switch and the load (see figure 25 ). an advantage of placing the shunt on the high side is that the entire current, including the recirculation current, is monitored because the shunt remains in the loop when the switch is off. in addition, shorts to ground can be detected with the shunt on the high side, enhancing the diagnostics of the control loop. in this circuit configuration, when the switch is closed, the common- mode voltage moves down to near the negative rail. when the switch is opened, the voltage reversal across the inductive load causes the common-mode voltage to be held one diode drop above the battery by the clamp diode. gnd nc ?in +in a1 v s a2 out ad8208 5 v inductive load switch shunt clamp diode battery nc = no connect 08714-024 c f output + ? figure 25. low-side switch in cases where a high-side switch is used for pwm control of the load current in an application, the ad8208 can be used as shown in figure 26 . the recirculation current through the freewheeling diode (clamp diode) is monitored through the shunt resistor. in this configuration, the common-mode voltage in the application drops below gnd when the fet is switched off. the ad8208 operates down to ?2 v, providing an accurate current measurement. gnd nc ?in +in a1 v s a2 out ad8208 5 v inductive load switch shunt clamp diode battery nc = no connect 08714-025 c f output + ? figure 26. high-side switch high-rail current sensing in the high-rail current-sensing configuration, the shunt resistor is referenced to the battery. high voltage is present at the inputs of the current-sense amplifier. when the shunt is battery referenced, the ad8208 produces a linear ground-referenced analog output. additionally, the ad8214 can be used to provide an overcurrent detection signal in as little as 100 ns (see figure 27 ). this feature is useful in high current systems where fast shutdown in overcurrent conditions is essential. ad8214 inductive load switch clamp diode battery shunt c f 5v ?in nc gnd overcurrent detection (<100ns) out v s +in v reg nc ?in gnd a1 a2 +in v s nc out ad8208 1 2 3 4 8 7 6 5 8 7 6 5 1 2 3 4 + ? 0 8714-026 figure 27. battery-referenced shunt resistor low-side current sensing in systems where low-side current sensing is preferable, the ad8208 provides a simple, high accuracy, integrated solution. in this configuration, the ad8208 rejects ground noise and offers high input to output linearity, regardless of the differential input voltage. gnd nc ?in +in a1 v s a2 out ad8208 5v inductive load switch shunt clamp diode battery nc = no connect 08714-027 c f output figure 28. ground-referenced shunt resistor
ad8208 rev. a | page 12 of 16 4 ma to 20 ma current loop receiver the ad8208 can also be used in low current-sensing applica- tions, such as the 4 ma to 20 ma current loop receiver shown in figure 29 . in such applications, the relatively large shunt resistor may degrade the common-mode rejection. adding a resistor of equal value on the low impedance side of the input corrects this error. gnd nc ?in +in a1 v s a2 out ad8208 battery 10? 1% 10? 1% nc = no connect 08714-028 c f output 5 v + ? figure 29. 4 ma to 20 ma current loop receiver gain adustment the default gain of the preamplifier and buffer are 10 v/v and 2 v/v, respectively, resulting in a composite gain of 20 v/v. with the addition of external resistor(s) or trimmer(s), the gain can be lowered, raised, or finely calibrated. gains less than 20 because the preamplifier has an output resistance of 100 k, an external resistor connected from pin 3 and pin 4 to gnd decreases the gain by the following factor (see figure 30 ): r ext /(100 k + r ext ) gnd nc ?in +in a1 v s a2 out ad8208 v diff v cm nc = no connect 08714-029 r ext output gain = 20r ext r ext + 100k ? 5 v r ext = 100k ? gain 20 ? gain + ? + ? figure 30. adjusting for gains less than 20 the overall bandwidth is unaffected by changes in gain by using this method, although there may be a small offset voltage due to the imbalance in source resistances at the input to the buffer. in many cases, this can be ignored, but if desired, the offset voltage can be nulled by inserting a resistor in series with pin 4. the resistor used should be equal to 100 k minus the parallel sum of r ext and 100 k. for example, with r ext = 100 k (yielding a composite gain of 10 v/v), the optional offset nulling resistor is 50 k. gains greater than 20 connecting a resistor from the output of the buffer amplifier to its noninverting input, as shown in figure 31 , increases the gain. the gain is now multiplied by the factor r ext /( r ext ? 100 k) for example, it is doubled for r ext = 200 k. overall gains as high as 50 are achievable in this way. note that the accuracy of the gain becomes critically dependent on the resistor value at high gains. in addition, the effective input offset voltage at pin 1 and pin 8 (which is about six times the actual offset of a1) limits the use of the part in high gain, dc-coupled applications. gnd nc ?in +in a1 v s a2 out ad8208 v diff v cm nc = no connect 08714-030 r ext output gain = 20r ext r ext ? 100k ? 5 v r ext = 100k ? gain gain ? 20 + ? + ? figure 31. adjusting for gains greater than 20 gain trim figure 32 shows a method for incremental gain trimming by using a trim potentiometer and an external resistor, r ext . the following approximation is useful for small gain ranges: g (10 m r ext )% for example, using this equation, the adjustment range is 2% for r ext = 5 m and 10% for r ext = 1 m. gnd nc ?in +in a1 v s a2 r ext out ad8208 5 v v diff v cm nc = no connect 08714-031 output gain trim 20k ? min + ? + ? figure 32. incremental gain trimming
ad8208 rev. a | page 13 of 16 internal signal overload considerations when configuring the gain for values other than 20, the maximum input voltage with respect to the supply voltage and ground must be considered because either the preamplifier or the output buffer reaches its full-scale output (v s ? 0.1 v) with large differential input voltages. the input of the ad8208 is limited to (v s ? 0.1) 10 for overall gains of 10 because the preamplifier, with its fixed gain of 10 v/v, reaches its full-scale output before the output buffer. for gains greater than 10, the swing at the buffer output reaches its full scale first and then limits the ad8208 input to (v s ? 0.1) g, where g is the overall gain. low-pass filtering in many transducer applications, it is necessary to filter the signal to remove spurious high frequency components, including noise, or to extract the mean value of a fluctuating signal with a peak- to-average ratio (par) greater than unity. for example, a full-wave rectified sinusoid has a par of 1.57, a raised cosine has a par of 2, and a half-wave sinusoid has a par of 3.14. signals with large spikes may have pars of 10 or more. when implementing a filter, the par should be considered so that the output of the ad8208 preamplifier (a1) does not clip before a2; otherwise, the nonlinearity would be averaged and appear as an error at the output. to avoid this error, both amplifiers should clip at the same time. this condition is achieved when the par is no greater than the gain of the second amplifier (2 for the default configuration). for example, if a par of 5 is expected, the gain of a2 should be increased to 5. low-pass filters can be implemented in several ways by using the features provided by the ad8208. in the simplest case, a single-pole filter (20 db/decade) is formed when the output of a1 is connected to the input of a2 via the internal 100 k resistor by tying pin 3 to pin 4 and adding a capacitor from this node to ground, as shown in figure 33 . if a resistor is added across the capacitor to lower the gain, the corner frequency increases; therefore, gain should be calculated using the parallel sum of the resistor and 100 k. gnd nc ?in +in a1 v s a2 out ad8208 v diff v cm c f nc = no connect 08714-032 output f c = 1 2 c10 5 c in farads 5 v + ? + ? figure 33. single-pole, low-pass filter using the internal 100 k resistor if the gain is raised using a resistor, as shown in figure 31 , the corner frequency is lowered by the same factor as the gain is raised. therefore, using a resistor of 200 k (for which the gain would be doubled), results in a corner frequency scaled to 0.796 hz f (0.039 f for a 20 hz corner frequency). gnd nc ?in +in a1 v s a2 out ad8208 5 v v diff v cm c c nc = no connect 08714-033 output f c (hz) = 1/c( f) 255k ? + ? + ? figure 34. two-pole, low-pass filter a two-pole filter with a roll-off of 40 db/decade can be implemented using the connections shown in figure 34 . this configuration is a sallen-key form based on a 2 amplifier. it is useful to remember that a two-pole filter with a corner frequency of f 2 and a single-pole filter with a corner frequency of f 1 have the same attenuation, that is, 40 log (f 2 /f 1 ), as shown in figure 35 . using the standard resistor value shown in figure 34 and capacitors of equal values, the corner frequency is conveniently scaled to 1 hz f (0.05 f for a 20 hz corner frequency). a maximal flat response occurs when the resistor is lowered to 196 k, scaling the corner frequency to 1.145 hz f. the output offset is raised by approximately 5 mv (equivalent to 250 v at the input pins). 40log (f 2 /f 1 ) f 1 attenuation f 2 f 2 2 /f 1 frequency a 1-pole filter, corner f 1 , and a 2-pole filter, corner f 2 , have the same attenuation ?40log (f 2 /f 1 ) at f requency f 2 2 /f 1 20db/decade 40db/decade 08714-034 figure 35. comparative responses of single-pole and two-pole low-pass filters
ad8208 rev. a | page 14 of 16 high line current sensing with lpf and gain adjustment diode regulates the common-mode potential applied to the device. for example, a battery spike of 20 v may result in an applied common-mode potential of 21.5 v to the input of the devices. the circuit shown in figure 36 is similar to figure 25 , but includes gain adjustment and low-pass filtering. to produce a full-scale output of 4 v, a gain of 40 v/v is used, adjustable by 5% to absorb the tolerance in the shunt. there is sufficient headroom to allow 10% overrange (to 4.4 v). the roughly triangular voltage across the sense resistor is averaged by a single-pole, low-pass filter that is set with a corner frequency of 3.6 hz, which provides about 30 db of attenuation at 100 hz. a higher rate of attenuation can be obtained by using a two-pole filter with a corner frequency of 20 hz, as shown in figure 37 . although this circuit uses two separate capacitors, the total capaci- tance is less than half of what is needed for the single-pole filter. gnd nc ?in +in a1 v s a2 out ad8208 inductive load switch shunt clamp diode battery nc = no connect 08714-035 c output 4v/amp 5% calibration range f c (hz) = 0.767hz/c(f) (0.22f for f c = 3.6hz) v os/ib null 191k ? 20k ? 5v + ? gnd nc ?in +in a1 v s a2 out ad8208 inductive load switch shunt clamp diode battery nc = no connect 08714-036 c output f c (hz) = 1/c(f) (0.05f for f c = 20hz) 127k ? 432k ? c 50k ? 5 v + ? figure 36. high line current-sensor interface; gain = 40 v/v, single-pole, low-pass filter a power device that is either on or off controls the current in the load. the average current is proportional to the duty cycle of the input pulse and is sensed by a small-value resistor. the average differential voltage across the shunt is typically 100 mv, although its peak value is higher by an amount that depends on the inductance of the load and the control frequency. the common- mode voltage, on the other hand, extends from roughly 1 v above ground for the on condition to about 1.5 v above the battery voltage in the off condition. the conduction of the clamping figure 37. two-pole low-pass filter
ad8208 rev. a | page 15 of 16 outline dimensions controlling dimensions are in millimeters; inch dimensions (in parentheses) are rounded-off millimeter equivalents for reference only and are not appropriate for use in design. compliant to jedec standards ms-012-aa 012407-a 0.25 (0.0098) 0.17 (0.0067) 1.27 (0.0500) 0.40 (0.0157) 0.50 (0.0196) 0.25 (0.0099) 45 8 0 1.75 (0.0688) 1.35 (0.0532) seating plane 0.25 (0.0098) 0.10 (0.0040) 4 1 85 5.00 (0.1968) 4.80 (0.1890) 4.00 (0.1574) 3.80 (0.1497) 1.27 (0.0500) bsc 6.20 (0.2441) 5.80 (0.2284) 0.51 (0.0201) 0.31 (0.0122) coplanarity 0.10 figure 38. 8-lead standard small outline package [soic_n] narrow body (r-8) dimensions shown in millimeters and (inches) compliant to jedec standards mo-187-aa 100709-b 6 0 0.80 0.55 0.40 4 8 1 5 0.65 bsc 0.40 0.25 1.10 max 3.20 3.00 2.80 coplanarity 0.10 0.23 0.09 3.20 3.00 2.80 5.15 4.90 4.65 pin 1 identifier 15 max 0.95 0.85 0.75 0.15 0.05 figure 39. 8-lead mini small outline package [msop] (rm-8) dimensions shown in millimeters ordering guide model 1 temperature range package description package option branding ad8208wbrz ?40c to +125c 8-lead soic_n r-8 ad8208wbrz-r7 ?40c to +125c 8-lead soic_n, 7 tape and reel r-8 AD8208WBRZ-RL ?40c to +125c 8-lead soic_n, 13 tape and reel r-8 ad8208wbrmz ?40c to +125c 8-lead mini small outline package [msop] rm-8 y2f ad8208wbrmz-r7 ?40c to +125c 8-lead mini small outline package [msop] rm-8 y2f ad8208wbrmz-rl ?40c to +125c 8-lead mini small outline package [msop] rm-8 y2f 1 z = rohs compliant part.
ad8208 rev. a | page 16 of 16 notes ?2010 analog devices, inc. all rights reserved. trademarks and registered trademarks are the prop erty of their respective owners. d08714-0-5/10(a)

▲Up To Search▲

Price & Availability of AD8208WBRZ-RL

	To Download AD8208WBRZ-RL Datasheet File
If you can't view the Datasheet, Please click here to try to view without PDF Reader .